JPS6357984B2 - - Google Patents
Info
- Publication number
- JPS6357984B2 JPS6357984B2 JP55170061A JP17006180A JPS6357984B2 JP S6357984 B2 JPS6357984 B2 JP S6357984B2 JP 55170061 A JP55170061 A JP 55170061A JP 17006180 A JP17006180 A JP 17006180A JP S6357984 B2 JPS6357984 B2 JP S6357984B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- clock
- phase
- carrier wave
- frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000001514 detection method Methods 0.000 claims description 16
- 238000000605 extraction Methods 0.000 claims description 4
- 230000008929 regeneration Effects 0.000 claims description 3
- 238000011069 regeneration method Methods 0.000 claims description 3
- 230000001360 synchronised effect Effects 0.000 claims 1
- 230000010355 oscillation Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 238000011084 recovery Methods 0.000 description 5
- 230000004069 differentiation Effects 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000000284 extract Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55170061A JPS5793748A (en) | 1980-12-02 | 1980-12-02 | Clock synchronizing circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55170061A JPS5793748A (en) | 1980-12-02 | 1980-12-02 | Clock synchronizing circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5793748A JPS5793748A (en) | 1982-06-10 |
| JPS6357984B2 true JPS6357984B2 (en]) | 1988-11-14 |
Family
ID=15897896
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP55170061A Granted JPS5793748A (en) | 1980-12-02 | 1980-12-02 | Clock synchronizing circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5793748A (en]) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3327249B2 (ja) | 1999-05-11 | 2002-09-24 | 日本電気株式会社 | Ｐｌｌ回路 |
-
1980
- 1980-12-02 JP JP55170061A patent/JPS5793748A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5793748A (en) | 1982-06-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4280224A (en) | Bit synchronizer with early and late gating | |
| EP0008491B1 (en) | Digital demodulator for phase shift keyed signals | |
| EP0076008B1 (en) | A receiver for ffsk modulated data signals | |
| CA2230340C (en) | Burst demodulator | |
| CA1137571A (en) | Method of demodulating a quadphase coded data signal and receiver for carrying out the method | |
| EP0082575B1 (en) | An energy-synchronised demodulator circuit | |
| US4344041A (en) | Biphase detector | |
| JPH06338916A (ja) | データ端末 | |
| JPS6357984B2 (en]) | ||
| US4564823A (en) | Fractional-cycle time/amplitude modulation | |
| US4618830A (en) | PSK demodulator using asynchronous local oscillator | |
| EP0151394B1 (en) | Demodulator for ditital fm signals | |
| JP2583138B2 (ja) | 可変速度受信機 | |
| US4547738A (en) | Phase shift demodulator | |
| JPS5953741B2 (ja) | ディジタル受信器における同期検出回路 | |
| JPS58194450A (ja) | 復調装置 | |
| US6163209A (en) | Demodulation of angle modulated carriers using a noncoherent reference | |
| JPS5975743A (ja) | クロツク再生回路 | |
| JPS62154886A (ja) | 復調装置 | |
| JPH0352699B2 (en]) | ||
| SU896789A1 (ru) | Квазикогерентный демодул тор сигналов фазовой телеграфии | |
| JPS62260455A (ja) | 信号検出回路 | |
| GB1375607A (en]) | ||
| JPS6028457B2 (ja) | クロツク再生回路 | |
| JPH04261240A (ja) | プリアンブル抽出回路 |